Enhance the Performance of Associative Memory by Using New Methods

Authors

  • Hafsa Mehboob Department of Computer Sciences, University of Mangement and Technology, Lahore, Pakistan
  • Hammad Ahmad Niaz Department of Computer Sciences, University of Mangement and Technology, Lahore, Pakistan

DOI:

https://doi.org/10.21015/vtse.v12i3.504

Abstract

Data or instructions that are regularly used are saved in cache so that it is very easy to retrieve for the purpose of increase the cache performance. Evaluating the execution of multi-core systems the part of the cache memory is very important. A multicore processor is shared circuit in which two or more processors are joined to enhance the performance and perform multiple tasks. This paper describes the performance of cache memory based on cache access time, miss rate and miss penalty. Cache mapping methods are defined to increase the performance of cache but it face many difficulties. Some methods and algorithms are used to decrease these difficulties. In this paper describes the study of recent competing processors to evaluate the cache memory performance.

References

Wu, X., Li, J., Zhang, L., Speight, E., Rajamony, R., & Xie, Y. (2009, June). Hybrid cache architecture with disparate memory technologies. In ACM SIGARCH computer architecture news (Vol. 37, No. 3, pp. 34-45). ACM. DOI: https://doi.org/10.1145/1555815.1555761

Farooq, M. S., Khan, S. A., Ahmad, F., Islam, S., & Abid, A. (2014). An evaluation framework and comparative analysis of the widely used first programming languages. PloS one, 9(2), e88941. DOI: https://doi.org/10.1371/journal.pone.0088941

Lee, B. M., & Park, G. H. (2012, November). Performance and energy-efficiency analysis of hybrid cache memory based on SRAM-MRAM. In SoC Design Conference (ISOCC), 2012 International (pp. 247-250). IEEE.

Khan, Y. D., Khan, N. S., Farooq, S., Abid, A., Khan, S. A., Ahmad, F., & Mahmood, M. K. (2014). An Efficient Algorithm for Recognition of Human Actions. The Scientific World Journal, 2014. DOI: https://doi.org/10.1155/2014/875879

Kim, C., Burger, D., & Keckler, S. W. (2002, October). An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. In Acm Sigplan Notices (Vol. 37, No. 10, pp. 211-222). ACM. DOI: https://doi.org/10.1145/605432.605420

Abid, A., Hussain, N., Abid, K., Ahmad, F., Farooq, M. S., Farooq, U., ... & Sabir, N. (2016). A survey on search results diversification techniques. Neural Computing and Applications, 27(5), 1207-1229. DOI: https://doi.org/10.1007/s00521-015-1945-5

Ahmed, M. W., & Shah, M. A. (2015). Cache Memory: An Analysis on Optimization Techniques. International Journal of Computer and IT, 4(2), 414-418. DOI: https://doi.org/10.7753/IJCATR0405.1016

Ding, X., Wang, K., & Zhang, X. (2011, February). ULCC: a user-level facility for optimizing shared cache performance on multicores. In Acm sigplan notices (Vol. 46, No. 8, pp. 103-112). ACM. DOI: https://doi.org/10.1145/2038037.1941568

Farooq, M. S., Khan, S. A., Ahmad, F., Abid, K., Farooq, U., & Abid, A. (2014). A Survey On Diversification Techniques For Unabmiguous But Under-Specified Queries. J. Appl. Environ. Biol. Sci, 4(7S), 271-276.

Abid, A., Hassan, B., Abid, K., Farooq, U., Farooq, M. S., & Naeem, M. A. (2018). Sports Culture in South Asia: Effects of Modern Bowling Action Rules on Cricket, an Information Technology Perspective. South Asian Studies, 33(1), 211-220.

AbdelFattah, A., & Samra, A. A. (2012). Least recently plus five least frequently replacement policy (LR+ 5LF). Int. Arab J. Inf. Technol., 9(1), 16-21.

Naseer, A., & Farooq, M. S. (2015). EXPLORING CAUSES OF REQUIREMENT CHANGE. VFAST Transactions on Software Engineering, 4(2), 1-8.

Beckmann, N., & Sanchez, D. (2013, September). Jigsaw: Scalable software-defined caches. In Parallel Architectures and Compilation Techniques (PACT), 2013 22nd International Conference on (pp. 213-224). IEEE.

Xu, Y., Li, Y., Lin, T., Wang, Z., Niu, W., Tang, H., & Ci, S. (2014). A novel cache size optimization scheme based on manifold learning in content centric networking. Journal of Network and Computer Applications, 37, 273-281. DOI: https://doi.org/10.1016/j.jnca.2013.03.002

Bauer, M., Clark, J., Schkufza, E., & Aiken, A. (2011). Programming the memory hierarchy revisited: Supporting irregular parallelism in sequoia. ACM SIGPLAN Notices, 46(8), 13-24.

Chen, T. Y., Yeh, T. T., Wei, H. W., Fang, Y. X., Shih, W. K., & Hsu, T. S. (2012, November). CacheRAID: An efficient adaptive write cache policy to conserve RAID disk array energy. In Proceedings of the 2012 IEEE/ACM Fifth International Conference on Utility and Cloud Computing (pp. 117-124). IEEE Computer Society.

Farooq, M. S., Khan, S. A., Ahmad, F., Abid, K., Farooq, U., & Abid, A. (2014). A Survey On Diversification Techniques For Unabmiguous But Under-Specified Queries. J. Appl. Environ. Biol. Sci, 4(7S), 271-276.

Bauer, M., Clark, J., Schkufza, E., & Aiken, A. (2011). Programming the memory hierarchy revisited: Supporting irregular parallelism in sequoia. ACM SIGPLAN Notices, 46(8), 13-24. DOI: https://doi.org/10.1145/2038037.1941558

Chen, T. Y., Yeh, T. T., Wei, H. W., Fang, Y. X., Shih, W. K., & Hsu, T. S. (2012, November). CacheRAID: An efficient adaptive write cache policy to conserve RAID disk array energy. In Proceedings of the 2012 IEEE/ACM Fifth International Conference on Utility and Cloud Computing (pp. 117-124). IEEE Computer Society. DOI: https://doi.org/10.1109/UCC.2012.26

Chishti, Z., Powell, M. D., & Vijaykumar, T. N. (2005, June). Optimizing replication, communication, and capacity allocation in CMPs. In Computer Architecture, 2005. ISCA'05. Proceedings. 32nd International Symposium on (pp. 357-368). IEEE. DOI: https://doi.org/10.1145/1080695.1070001

Chang, J., & Sohi, G. S. (2006). Cooperative caching for chip multiprocessors (Vol. 34, No. 2, pp. 264-276). ACM. DOI: https://doi.org/10.1145/1150019.1136509

Hardavellas, N., Ferdman, M., Falsafi, B., & Ailamaki, A. (2009). Reactive NUCA: near-optimal block placement and replication in distributed caches. ACM SIGARCH Computer Architecture News, 37(3), 184-195. DOI: https://doi.org/10.1145/1555815.1555779

Downloads

Published

2017-10-04

How to Cite

Mehboob, H., & Niaz, H. A. (2017). Enhance the Performance of Associative Memory by Using New Methods. VFAST Transactions on Software Engineering, 5(1), 50–57. https://doi.org/10.21015/vtse.v12i3.504

Issue

Vol. 5 No. 1 (2017): January-December

Section

Articles

License

Authors who publish with this journal agree to the following terms:

  1. Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License (CC-By) that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this journal.
  2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
  3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).

                                      

This work is licensed under a Creative Commons Attribution  License CC BY